Saturday, 28 December 2013

VERILOG CODE FOR T FLIP-FLOP (BEHAVIORAL MODEL)

                                   VERILOG CODE FOR T FLIP-FLOP 
                                            (BEHAVIORAL MODEL)

VERILOG CODE FOR T FLIP-FLOP:

module tffbeh (t,clk,rst,q);
input t,clk,rst;
output q;
reg q;
always @ (posedge clk)
if (rst)
q <= 1′b0;
else
q <= !t;
endmodule

No comments: